



MS-7A40 Ver:11

- CPU:**
AMD AM4
- System Chipset:**
Promontory A320 / B350
(Value DIY or System Builder)
- Main Memory:**
DDR IV * 2 MAX:64 GB
- VRM**
IR35201 6+2
- On Board Chipset:**
LPC Super I/O --NCT6795
LAN RTL8111H
Azalia CODEC - Realtek ALC887
- Expansion Slots:**
From CPU
PCI Express X16 Slot * 1
- OCP IC:**
RT9553

FUSION BLOCK DIAGRAM







01 Block Diagram	35 6795 RGB LED
02 Cover Sheet	36 EZ Debug LED
03 FM4 DDR4 I/F	37 RTC Circuit / Moat Cap
04 AM4 PCIE/SATAE	38 ATX/Front Panel
05 AM4 Display/Audio	39 RT9553 CURRENT SENSE
06 AM4 SVI/ACPI/GPIO	40 ACPI uPI-5VDIMM&3VSB
07 AM4 LPC/SPI/USB/CLK/STRAP	41 PWR Sequence
08 AM4 Power/RTC Power/ 09 AM4 GND	42 CPU Power IR35201 6+2 Phase
10,11 DDR4-DIMM CH-A/B	43 CPU PWR-CORE-IR3555-PH1~6
12,13 DDR4-POWER/GND	44 CPU Power NB Phase 1-2
14 Promontory-PCIE/SATA/SATAE	45 CPU Power NB Switch/NCT3933
15 Promontory-USB/OC	46 CPU Power 1P8V-MP2147
16 Promontory-CLK/ACPI/GPIO	47 DDR Power-RT8231AGQW
17 Promontory-Power / 18 Promontory-GND	48 CPU Power VDDP-NB685
19 LAN-RLT 8111H	49 DDR PWR VPP25/VT-MP2143
20 Audio ALC887-1	50 PM-NB671-1.05V/GS7133-2.5V
21 Audio ALC887-2	51 BOM Option
22 USB Rear PS2+USB2.0	52 Power Delivery
23 USB Rear LAN+USB3.1 GEN1	53 Power Sequence
24 USB Front Side	54 GPIO MAP
25 USB 3.1 Gen2 redriver	55 History
26 USB 3.1 GEN2 TYPE A*2	
27 PCIE X16 SLOT	
28 HDMI Connector	
29 DP Connector	
30 SATA Connector	
31 M2_1	
32 M2_2(WIFI & BT)	
33 SIO NCT6795	
34 CPU/SYS FAN Control TYPE K	



	PCIE	SATA
TYPE 0	2	2
TYPE 2/3	2 or 4	2 or 0

Only supported on AMD Family 17h/Models 00h-0Fh









AMD_HDTPWR



3VSB






Not supported on AMD Family 17h/Models 00h-0Fh


AM4
PART 4 OF 9


ZIF-SOCKET1331-HF


K14 PIN: 有HDMI SPEC的話需Pull-up ENBLE功能




















DIMM SLOT PN BY SPEC



DDR VREF


(place resistors close to DIMMs)












DDR VREF

(place resistors close to DIMMs)






Co-lay GPP_RSTN Reset for meet FCH sequence. See 55553.



BOM OPTION



BCM \ GPIO	02	03	04
01S OPT.A B350I PRO AC	0	0	0
02S OPT.B B350I-S01	0	0	1
03S OPT.C A320I PRO AC	0	1	0

 **MSI**
MICRO-START INTERNATIONAL
Link to the Future **MICRO-START INT'L CO.,LTD.**

Title	Promontory-CLK/ACPI/GPIO
-------	--------------------------

Size	Document Number	Rev
Custom	MS-7A40	11
Date:	Thursday, November 02, 2017	Sheet 16 of 55

GND

PROMONTORY


B350

RTL8111H Giga LAN

3.3V@177.57mA




Remove pull-up R if R existence on motherboard
(or SB has internal pull-up R).



Pin33: 4 via from top layer to GND layer
and make the via at the center of IC.

Pull-up resistor RL9 required to either
3.3V suspend or core rail depending on
the power well of the PCH input CLKREQ# buffer.






8111H POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	9.9/84.69	32.67/279.48
100 M Idle/TxRx	48.11/92.44	158.76/305.05
Giga Idle/TxRx	124.5/177.57	410.85/585.98
ALDPS	5.50	18.15


PIN19:
AMD platform connect to PCIE_RST#,
don't connect to A-RST#.
INTEL platform connect to PLT_RST#,





LAN Connector



ESD Protect close to connector

D0G-0200529-A68
D0G-0100619-I05




Type B:
ALC892/887

Varister --> cap for cost down

D0G-2710510-I05
D0G-2950500-SI0
Close to Jack

Close to Front panel
For HDA/AC97 front cable.



MSI
MICRO-START INTERNATIONAL

Link to the Future
MICRO-START INT'L CO.,LTD

Title
Audio ALC887-1

Size
Custom
Document Number


MS-7A40

Rev
11

Date: Thursday, November 02 2017
Sheet 20 of 55


Rear Line OUT De-POP circuit

De-pop circuit for Rear Line out & Front Headphone out)




Digital


Analog









PS2+USB





USB Power



USB3.1 GEN1




LAN+USB





	CORETYPE1(A)	USB_PWR(B)	APU_USB_OC(Y)
BR	0	0	0
Act. Low	0	1	1
SR	1	0	1
Act. High	1	1	0

Front USB2.0



Front USB3.1 GEN1





EQA/B are the selection pins for the equalization selection

EQA/B	Equalizer setting (dB)	
	@2.5GHz	@5GHz
0	5.1	10.9
R	1.9	6.7
F	3.5	8.9 (Default)
1	6.8	13.1

Flat Gain Setting:


FGA/B are the selection bits for the DC gain










FGA/B	Flat Gain Settings	
	dB	
0	-3	
R	-1.5	
F	0 (Default)	
1	+2	

-1dB compression point linear Swing Setting:

SWA/B are the selection bits for the output linear swing setting


SWA/B	Output Linear Swing Settings	
	mVppd	
0	800	
R	1200	
F	1000 (Default)	
1	1100	





PCI EXPRESS x16 Slot


PCIEX1 12V 0.5A
3.3V weak 375mA




SLOT-PCI164P_BLACK-2PITCH-RH-51



within 500mil



SMBus separate circuit



SMB_SEL
GPIO Default High

MSI
MICRO-START INTL CO.,LTD.

File: **PCIe X16 SLOT**

Size: **MS-7A40**


Date: Thursday, November 02, 2017

Sheet: 27 of 55


Rev: 11

HDMI CONNECTOR


For HDMI 1.4




AUX Level Shifter




HPD Circuit





Connector Power




Connector





For EMI



注意:耐壓5v零件




DP CONNECTOR




DP AUX & HPD Circuit

Support HDMI Dongle







ESD



Main:D0G-05A0529-A68
AVL:D0G-45B0510-I14


SATA Connector





M.2 Connector

3.3V@2.5A


H: PCIE0
L: SATA




3.3V@2.5A




Footprint: H_R240D173_BR189_PT









M.2 Switch




HW Default
M.2 Insert








10uF+0.1uF+0.01uF at one end of socket in support of 3.3 V3V pins 2 and 4.
10uF+0.1uF+0.01uF at the other end of the socket in support of 3.3 V3V pins 70 and 72.



2. GPIO可以由BIOS切换 PWM/DC MODE



定義: 外接LED 燈條






----- 彩色 : SIO 6795D-M(128pin) : OB2-7A58001

----- 單色 : SIO 5565(64pin) : B02-5565D04-N62


----- PCB 文字面 (JLED)

----- 手冊 註明接頭支援標準 5050 RGB or 單色 LED 共陽燈條 (12V+/G/R/B) or (12V+/-/S/-) , 燈條總輸出電流限制為3安培 (12 伏特) , 長度限制為2公尺

JLED





2016.08.31 StUFF




close to JLED2

Color	SIO_LED_R	SIO_LED_G	SIO_LED_B
RED	1	0	0
GREEN	0	1	0
BLUE	0	0	1
WHITE	1	1	1



JLED1: RGB LED connector

This connector allows you to connect the RGB LED strip.




Important





- This connector supports 5050 RGB multi-color LED strips (12V/G/R/B) with the maximum power rating of 3A (12V). Note that the length of the strip shall be no longer than 2 meters, or the LED brightness would become weak.
- Always turn off the power supply and unplug the power cord from the power outlet before installing or removing the RGB LED strip.
- Please use the LED Effect of GAMING APP to adjust, calibrate and control the LED light, refer to the Software section for details.

AM4 APU Detect LED Circuit


iGPU GPU_LED1 OFF
dGPU GPU_LED1 Always ON




EZ Debug LED




LEDGPIO	GPIO97	GPIO98	GPIO99	GPIO100
亮	GPI PULL HIGH	GPO PO LOW	GPO PO LOW	GPO PO LOW
滅	GPO LOW	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)




5VDIMM FOR DDR




5VDUAL For 3VSB、CPU 1.8V、VDDP




```
| For power 700W solution (only for uP7501+uP7506 for 3VSB solution)|
| The power supply VCC3 delay 12ms after VCC5 assert.              |
| The chip U7501 5VDRV1 work when the VCC5 ready                  |
| (When VCC5 up to 4.2V and the 5VDRV1 delay 6ms assert), but     |
| VCC3 not ready and let the 3VSB sequence fail.                   |
|
```




SIO_3VA



3VSB cost down




ALL POWER GOOD MUX



S0 PG








S5 PG

VRM_Enable circuit



CPU	TYPE	TYPE1_CPU_SEL	TYPE0_CPU_SEL
BR	0	0	1
NA	X	0	0
SR	2	1	1
RV/ZP	3	1	0

		BOOT VOLTAGE
SVC	SVD	Pre_PWROK Metal VID
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8



Vcore: ICC Max 125A
LL: 1.3 mohm
OCP: 225A

SOC: ICC Max 75A
LL: 2.1 mohm
OCP: 90A

	VR53	VR54	VC20	VR58	VR57	VR59	VR60
Default	Temp	6.49k	10k	100p	X	0R	X
	VAUXSEN	5.76k	1k	0.01u	0R	X	0R

MSI MICRO-START INTL CO.,LTD.


CPU Power IR35201 6+2 Phase

Size: Custom Document Number: MS-7A40 Rev: 11




Date: Thursday, November 02, 2017 Sheet: 42 of 55

VCCP_NB 95W TDC:50A EDC:75A
VCCP_NB 65W TDC:50A EDC:75A

VCCP_NB OCP:100A



0.00625V~1.55V




FOR
VCCP_SOC_S5
0.9A


TYPE0 Only

S5_MUX_CTRL
HIGH:S0
LOW: S3/S5

H: +VDDCR_FCH ALW will track VDDNB
L: If VDDCR_SOC<0.775V (OR 0.85V) ,VDDCR_SOC_S5 =0.775V.
If VDDCR_SOC >= 0.775V (OR 0.85V) , VDDCR_SOC_S5 will track VDDCR_NB




(VDDCR_SOC_S5 is only used for AMD Family 15h Models 60h-6Fh processors) Bristol Ridge TYPE0




CPU	TYPE	TYPE1_CPU_SEL	TYPE0_CPU_SEL
BR	0	0	1
NA	2	0	0
SR	2	1	1
RV/ZP	3	1	0

CPU VCCP_NB_S5 ONLY SUPPORT TYPE0

Over Voltage Control IC



0x2A:RH=OPEN,RL=10K



UPI VOLTAGE CONSOLE

ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%

FOR CPU 1.8V S5

0.5A




FOR VCCP_SOC_S5

0.9A

FOR CPU 1.8V S0


2.0A

$0.5A + 2.0A + 0.9A = 3.4A$



15.5A FOR CPU
4.75A FOR 2DIMM
0.6A FOR DDR VTT

OCP:24A





1.05V/0.9
S0:8.5A

I9C-685GQ0C-M03




VDDP_S5
1.05V/0.9
S5:1A



CPU	TYPE	TYPE1_CPU_SEL	TYPE0_CPU_SEL
BR	0	0	1
NA		0	0
SR	2	1	1
RV/ZF	3	1	0

CPU VDDP NOT SUPPORT TYPE2

2DIMM :1.12A FOR DDR VPP2.5V




FOR Promontory 1.05V_S0

1.05V
S0:5.5A
S5:0.05A


IMAX 10A
ILIMIT=10A~12A
IOC=ILIMIT+40%*IMAX/2=12A~14A.

0.7776uH<L<1.1664uH




FOR Promontory 1.05V_S5

0.05A




Promontory-2.5V


2.5V; 900mA




HEAT SINK



MOS HS(VCORE)



MOS HS(NB)




CPU Socket




RETENTION MODULE

Simulation



MANUAL PART



Optics Orientation Holes

